@misc{ Accellera2004a, author = "Accellera", title = "{SystemVerilog 3.1a Language Reference Manual: Accellera's Extensions to Verilog (R)}", year = "2004", note = "See: www.accelera.org, www.systemverilog.org", pages = "576" } @misc{ BLangLibsDoc, author = "B-Lang.org", title = "{Bluespec Compiler (BSC) Libraries Reference Guide}", year = "Since 2005", note = "\url{https://github.com/B-Lang-org/bsc/tree/main/doc/libraries_ref_guide}" } @misc{ IEEESystemC2011a, author = "IEEE", title = "{IEEE Standard for Standard SystemC Language Reference Manual}", note = "IEEE Std 1666-2011", month = "January 9", year = "2012", } @misc{ IEEESystemVerilog2012a, author = "IEEE", title = "{IEEE Standard for System Verilog---Unified Hardware Design, Specification and Verification Language}", note = "IEEE Std 1800-2012", year = "2013", month = "21 February" } @misc{ IEEE2001a, author = "IEEE", title = "{IEEE Standard Verilog (R) Hardware Description Language}", note = "IEEE Std 1364-2001", month = "March", year = "2001", pages = "828" } @misc{ IEEEVerilog2005a, author = "IEEE", title = "{IEEE Standard Verilog (R) Hardware Description Language}", note = "IEEE Std 1364-2005", year = "2005" } @misc{ IEEEVHDL2002, author = "IEEE", title = "{IEEE Standard VHDL Language Reference Manual, IEEE Std 1076-1993}", year = 2002 } @phdthesis{jhoe, AUTHOR = {J. Hoe}, TITLE = {{Operation-Centric Hardware Description and Synthesis}}, SCHOOL = {Massachusetts Institute of Technology}, ADDRESS = {Cambridge, MA}, MONTH = {June}, YEAR = {2000}, } @inProceedings{ RosenbandMEMOCODE04, title = "{The Ephemeral History Register: Flexible Scheduling for Rule-Based Designs}", author = "Rosenband, Daniel L.", booktitle = "Proc. MEMOCODE'04", year = "2004", month = "June" } @book{ Terese2003, author = "Terese", title = "{Term Rewriting Systems}", publisher = "Cambridge University Press", year = 2003, pages = 884 }