Verilog binary file created: mkTop.vexe