checking package dependencies
compiling Design_1.bsv
code generation for mkDesign starts
Verilog file created: mkDesign.v
All packages are up to date.